## **Amendments to the Claims:**

Please amend claims 1 and 7 as follows.

This listing of claims replaces all prior versions, and listings, of claims in the application.

## Listing of claims:

1. (Currently amended) A method for fabricating a semiconductor device comprising:

forming a gate wire over a gate insulating layer on a predetermined portion of an active
region of a first conductivity-type semiconductor substrate of a first conductivity-type;

forming source/drain regions in the substrate at opposite edges of the gate wire by selectively ion-implanting a high density of <u>ana second conductivity-type</u> impurity of a second <u>conductivity-type</u>;

forming a second conductivity-type junction diode of the second conductivity-type in the substrate at a predetermined distance apart from the source/drain regions;

forming an inter-level insulating layer having a plurality of contact holes to expose predetermined portions of the gate wire and junction diode;

forming conductivity plugs in the contact holes;

forming a metal layer on the inter-level insulating layer; and

simultaneously forming a metal wire coupled to the gate wire, and a dummy metal pattern coupled to the junction diode by selectively etching the metal layer to expose predetermined portions of thea surface of the inter-level insulating layer.

- 2. (Original) The method, as defined in claim 1, wherein the metal wire and junction diode comprise Al alloy or Cu alloy.
- 3. (Original) The method, as defined in claim 1, wherein the dummy metal pattern is formed in a linear strip or double-folded shape.

Attorney Docket No.SAM-0105DIV Application Serial No.: 10/775,270 Reply to Office Action of: October 15, 2004

- 4. (Original) The method, as defined in claim 1, wherein the metal wire and the dummy metal pattern are oriented to be substantially parallel.
- 5. (Original) The method, as defined in claim 1, wherein the dummy metal pattern is shorter than the metal wire.
- 6. (Original) The method, as defined in claim 1, wherein the metal wire and the dummy metal pattern are formed to be spaced apart at a distance of less than 2 micrometers.
- 7. (Currently amended) A method for fabricating a semiconductor device comprising: sequentially forming a well of a first conductivity-type and a well of a second conductivity-type wells in a semiconductor substrate;

forming a gate wire over a gate insulating layer on a predetermined portion of the well of the first conductivity-type well;

forming source/drain regions in the <u>well of the</u> first <u>conductivity-type-conductivity well</u> at opposite edges of the gate wire by selectively ion implanting a high density of a <u>an impurity of the</u> second conductivity-type <u>impurity</u> in the <u>well of the</u> first conductivity-type <u>well</u>;

forming a second conductivity-type first junction diode in the <u>well of the</u> first conductivity-type <del>well</del> at a predetermined distance apart from the source/drain regions;

forming a first conductivity-type second junction diode in the <u>well of the</u> second conductivity-type <del>well at</del> a predetermined distance from the first junction diode;

forming a second junction diode formed in the <u>well of the</u> second <u>conductivity-type-conductivity well</u> at a predetermined distance apart from the first junction diode by selectively ion-implanting a high density of <u>an impurity of the</u> first conductivity-type <u>impurity</u> in the <u>well of the</u> second conductivity-type <del>well</del>;

forming an inter-level insulating layer over the gate wire and the first and second junction diodes, the inter-level insulating layer including a plurality of contact holes to expose predetermined portions of the gate wire and first and second diodes;

forming conductivity plugs in the contact holes;

Attorney Docket No.SAM-0105DIV Application Serial No.: 10/775,270 Reply to Office Action of: October 15, 2004

forming a metal layer on the inter-level insulating layer;

simultaneously forming a metal wire coupled to the gate wire, and a dummy metal pattern coupled to the first and second junction diodes by selectively etching the metal layer to expose predetermined portions of the surface of the inter-level insulating layer.

- 8. (Original) The method, as defined in claim 7, wherein the metal wire and junction diode comprise Al alloy or Cu alloy.
- 9. (Original) The method, as defined in claim 7, wherein the dummy metal pattern is formed in a multi-angular shape.
- 10. (Original) The method, as defined in claim 7, wherein the metal wire and the dummy metal pattern are in longitudinal parallel on the inter-level insulating layer.
- 11. (Original) The method, as defined in claim 7, wherein the dummy metal pattern is shorter in length than the metal wire.
- 12. (Original) The method, as defined in claim 7, wherein the metal wire and the dummy metal pattern are spaced apart a distance of less than 2 micrometers.